



Fig.2 Voltage assignment in floorplan

Content:

Research of heuristic algorithm
for optimization problems in LSI layout design

For example,

- Obstacle avoiding rectilinear steiner tree (Fig.1)
- Voltage assignment in floorplan (Fig.2)
- 3-D IC floorplanning with TSV co-placement

Keywords : Heuristic Algorithm, Optimization Problem,
LSI Design

E-mail: simamoto@ee.tokushima-u.ac.jp

Tel. +81-88-656-7483

Fax: +81-88-656-7471

